
	Hot Post Recommend Shift in computing seen as Windows starts running on ARM What is the difference between netbook and notebook? CMOS process design GSM module power supply WiMAX vs. LTE: Which Technology Will Win? Zigbee built-in mobile phone 2.4GHz wireless audio chip for Audio enthusiast Frequency band allocation in wireless communication Microchip offers in-circuit debugger programmer 300W wide mains PFC stage driven by the NCP1653

Building PCIe endpoint devices with FPGAs
Posted: May 23, 2008 1:47 AM

This article will review the factors for building single-chip x4- and x8-lane PCIe designs with the ...[ View complete article ]

Print thread

Message:

Building PCIe endpoint devices with FPGAs

Post time: May 23, 2008 1:47 AM

Author:Tim.Fairfield

Level: Interns

Points: 115

Send Message

This article will review the factors for building single-chip x4- and x8-lane PCIe designs with the latest FPGA technology.

Reply with quote Reply Watch Comment

EETimes Asia : Film resistors boast TCR as low as 25ppm

(1) Reply:Building PCIe endpoint devices with FPGAs Post time: May 23, 2008 1:47 AM

Author:Tim.Fairfield

Level: Interns

Points: 115

Send Message

I don't see any info on time to load the PCIe logic to the FPGA with the configuration loader and having it live before the Host system BIOS enumerates the device. If the PCIe decode logic isn't up and working before the BIOS hits it, the device will not be enumerated. This is a serious issue in non embedded design with any FPGA PCIe implementation.

Reply with quote Reply Comment

--- Total 1 reply, 1 page, now on page 1 ---

Previous thread Top 20 risk factors te...

ABI: RFID to become $9... Next thread

The engineering community needs are best served with a professional environment at eeForums. And we need your help in ensuring eeForums best serves your needs. Please report offensive or irrelevant messages/replies by clicking here. Thank you for your help and participation!

Return to Article Comments | Talk Shop
The views and opinions shared on eeForums and eeBlogs are those held by users of the web site and do not represent those of EE Times Asia. EE Times Asia is not liable or responsible for any defects, deficiencies, errors, omissions or inaccuracies in any information, data or other content (whether provided or offered therein or in or through eeForums and eeBlogs).

Most Popular Posts

Have Your Say!

Got something to say? Why not share itwith other engineers?

CONTACT US TO OWN ONE!

SEE WHAT OTHERS HAVE SAID?

conver... prescr... buy online video no withou... to cheap dvd mac moyea order overni... delive...

Search EE Times Asia

eeBlogs

fairly's BLOG
by fairly

• An autonomous wireless sensor netwo...
Posted:16/06/11 06:33 PM

The Cole /bin
by Bernard Cole

• Donald Knuth's 74th birthday
Posted:18/01/12 09:55 PM
• Confronting ESD and EMI
Posted:24/11/11 11:13 PM

Surprise
by Surprise

Semi Conscious
by The Semi Beat

• A view on on the Lam-Novellus deal
Posted:07/01/12 09:45 PM
• The quest for new chip startup fund...
Posted:16/12/11 05:21 PM

Programming Pointers
by Dan Saks

• Understanding new with placement (P...
Posted:20/09/11 12:40 AM
• Understanding new with placement (P...
Posted:07/09/11 10:24 PM

Services

  eeEvents
  Vendor Events
  Useful Links
  Submit News
  Propose Papers
  Editorial Calendar
  Marketing Services
  Advertiser Services

* Nickname:	Visitor 7254(To avoid code verification, simply login or register with us. It is fast and free!)
* Message title:
* Comment:
* Verify code:

eMedia Asia	EE Times - India\|\|\|
Global Sources	\|\|\|Electronic Components\|Computer Products\|Trade Show Center
TechInsights	EE Times\|ESM Online\|EE Times JAPAN